Abstract-This paper provides experimental results for a 2.5-kW 47-level prototype of the switch-ladder multilevel inverter including the following: input and output voltage and current waveforms under resistive and inductive loads, efficiency, total harmonic distortion, voltage stresses across the switches, behavior of the system under fault condition, and no-load power dissipation. The most important advantage of this inverter is that only four switches conduct in each interval in low frequency. This matter, beside the elimination of switching losses, has made this inverter an efficient choice with 97% peak efficiency. The ability to continue working with open-circuit modules is another advantage of the inverter. Furthermore, some important factors behind the unreliability and inefficiency of inverters have been improved, including the following: low duty cycle of conducting switches, staircase voltage stresses across switches with low-voltage steppes, line switching frequency results in low temperature of switches, possibility of removing low-pass filters, and independence to capacitors. The inverter is proposed to be an advantageous choice in low-voltage stand-alone photovoltaic applications.
and the diode clamping inverter [8] , [9] , [17] . Multilevel inverters can be divided into two types: symmetrical and asymmetrical inverter structures [2] , [18] [19] [20] [21] [22] . The former is so named due to the equality in the amplitude of the dc sources. Control over the multilevel inverters can further divide them into two major categories: the low-frequency-controlled (staircase) multilevel inverters [2] , [10] , [18] and the PWM-controlled multilevel inverters. In the low-frequency-controlled multilevel inverters, the switches are controlled by low-frequency signals [2] , [18] , [22] [23] [24] , hence generating a staircase output. These inverters have a special place in renewables [2] , [10] , due to their elimination of switching power losses and high efficiency and because they are able to generate a high number of levels using fewer sources with numeral-base magnitudes [2] , [18] [19] [20] [21] . Table I shows a brief comparison between the staircase inverter configurations proposed before. The most recent configurations in [25] and [26] introduce staircase-output multilevel inverters with a reduced number of components for high-voltage applications but a high number of conducting switches due to the presence of several H-bridge blocks in the strings.
II. BACKGROUND
Low-voltage small-and medium-scale photovoltaic (PV) power generators (PPGs) are among the fastest developing industries in the world. The presence of modern high-breakdownvoltage switches with low ON-state resistance and voltage drop makes cascading the switches unnecessary in the low-voltage PPGs. For widespread-application medium-and small-scale 0278-0046/$31.00 © 2012 IEEE Fig. 1 . Configuration proposed in [10] and [27] .
PPGs, a parallel battery bank is preferred to achieve higher reliability, efficiency, and easier one-stage maximum power point tracking. Multiple battery banks (connected in series or in discrete mode) increase the caballing volume, thus decreasing the efficiency and even the reliability. The number of conducting switches also affects the efficiency of these systems with high initial costs. In addition, based on available standards, isolation is necessary in the PV converters. Furthermore, reliability is an important issue in renewable power generators. Particularly in remote areas, in the future, various individual homes will employ only PVs for electricity generation. As a matter of fact, higher numbers of conducting switches decrease the reliability and efficiency. The most important parameters that affect the efficiency and reliability in a multilevel inverter include the following: immunity against short-circuit faults, immunity against open-circuit faults, duty cycle of conducting switches, number of serial conducting switches (cascading problem), voltage stresses, temperature of switches, switching frequency, dependence on capacitors, number of switches, current stresses, total current each switch conducts, total voltage each switch tolerates, ON-state voltage drop of the switches, isolation transformer, size of snubbers, presence of low-pass filters, and the switching frequency.
III. SWITCH-LADDER MULTILEVEL INVERTER
The basic concept of the switch-ladder multilevel inverter was described in [10] and [27] . It is an optimized variant of those proposed in [2] and [28] with a different switching strategy. Fig. 1 shows this low-frequency dc-ac-ac inverter. The inverter consists of an H-bridge block, a multiwinding transformer, and a switch array. The input dc voltage is converted to a square wave voltage with the maximum of V Batt and the min- imum of −V Batt . The multiwinding transformer converts this ac voltage to several back-to-back connected voltages in output winding of the transformer. By choosing a special switching strategy [27] , these voltages are synthesized to form a desired stepped sinusoidal voltage. The most important advantage of this inverter is that only four switches are conducting at low frequency during each interval. Another advantage is that this inverter can tolerate fault conditions using a special switching pattern [27] , due to the symmetrical and parallel nature of the system. The design generates 2N + 1 levels with only four conducting and 2N + 6 total switches.
A. Efficiency
Fig . 2 shows the equivalent circuit for the switch-ladder inverter when the switches are p-n junction and MOSFETs [27] . The 2R ds,p (n 2 · a 2 /N 2 ) and 2V S ((n · a)/N ) are the transferred resistance and transferred dropped voltage of the H-bridge's p-n junction switches and MOSFET switches to the secondary of the transformer. With the same argument described in [27] and [29] , the total efficiency (E T ) is the efficiency considering ON-state voltage drops (E c ), multiplied by the transformer's efficiency E Tr For inverters with MOSFET switches, E c is written as the following [27] :
where R ds,p is the total ON-state resistance of MOSFETs in the primary of the transformer (one leg of the H-bridge), R ds,s is the total ON-state resistance of MOSFETs in the secondary, "a" represents the transformer's ratio, N is the number of sources 1 (number of windings), V D is the ON-state voltage drop of the diode, and V peak is the peak of the output voltage. For p-n junction switches, E c is expressed as
Equations (1)- (3) help to predict the efficiency of the proposed inverter under resistive loads with available switches and conditions. Reference [29] proves that this efficiency is a reference for efficiency under inductive loads with some deviation. Fig. 3 shows the variation of E c with N when V peak = 250 V, V D = 0.6 V, R ds,s (on) = 35 mΩ, R ds,p = 2.5 mΩ, a = 5.9, and V S = 2 V. As expected, the efficiency is approximately constant due to the fixed number of switches in all steps. 1 The number of levels is 2N + 1. To increase the reliability, each switch is controlled separately. The forward current pass includes S and D 2 (also T) and vice versa (Fig. 5 ). Fig. 6 shows the switching pattern in the first quarter of a cycle. Firing angles are extracted from a lookup table (Fig. 6) [27] . For all instances in positive cycle, H 1 and H 4 are conducting from H-bridge block. If S 1 and T 1 (Fig. 1) are turned on, output voltage will be zero; in this case, T 2 is kept on to provide a bypass for probable fail of T 1 in open-circuit behavior. If S 2 and T 2 are turned on, output voltage reaches V 1 = V ; in this case, S 1 and T 3 are kept on to provide a bypass for probable fail of S 2 and T 2 in open-circuit behavior for forward and reverse current paths, respectively. If S 3 and T 3 are turned on, output voltage reaches V 1 + V 2 = 2 × V ; in this case, S 2 and T 4 are kept on to provide a bypass for probable fail of S 3 and T 3 in open-circuit behavior for forward and reverse current paths, respectively, and so on. For all instances in negative cycle, H 2 and H 3 are conducting from H-bridge block. If S 1 and T 1 are turned on, output voltage will be zero; in this case, S 2 is kept on to provide a bypass for probable fail of S 1 in open-circuit behavior and so on. For more details regarding switching pattern, refer to [10] and [27] . As can be seen, the duty cycle of main switches can be calculated as 2 conducting steps/96 steps = 2.05%. The duty cycle for freewheeling diodes is the same as switches. Low duty cycle leads to low dissipated heat and small size of heat sinks. Two RCD snubber circuits protect switches from spikes with R = 100 Ω, C = 2.2 nF, and 1N4007 diode. Due to the symmetrical nature of main switch modules, the reverse voltage across the modules is the same, and as a result, the same switches' modules are used. The drivers also were integrated into switches' modules. In addition, a small SOIC dc-dc converter from Tracopower provides the isolated voltage for HCPL3020 gate drivers. This increases the modularity of the system and provides easy production and repair.
A. Main Switch Module and Switching Strategy

B. H-Bridge Block
The H-Bridge Block consists of four switch blocks and eight control signals. Each switch block consists of two switches: a main switch (H 1 ; see Fig. 7 ) and a subsidiary switch (H 1 ) to increase the reliability. The main switch works during normal operation of the system. Subsidiary switches have two tasks: 1) When the main switch fails, this switch substitutes for the main switch, and the system continues working, and 2) when current passing through the main switch overflows, the surplus current passes through this switch. Fig. 7 shows a quarter of the H-Bridge. It consists of two switches that are connected in parallel. As can be seen in this figure, to prevent the subsidiary switch from conducting in normal conditions, one diode has been connected in series with it. This is because, in normal condition, the dropped voltage on the main switch is lower than the threshold voltage of this diode; current passes only through the main switch. This strategy puts the subsidiary switch in standby mode. There is some dead time in switching the subsidiary switch to guarantee that it is fully turned off. In addition, the same method of bypassing applied to the main switches is applied for the H-Bridge to increase the reliability against short circuit. Eventually, reliability increases in this important H-bridge block through the use of the aforementioned strategy. Fig. 8 shows the current and voltage of the primary side of the multiwinding transformer under a 1-kW resistive load. Fig. 9 shows the output voltage and frequency domain under a 100-Ω pure resistive load. This figure was captured using a four-channel 12-b oscilloscope from Picotech. The constructed steps can be distinguished in the figure. The maximum frequency of the system is 50.1 Hz, and the minimum was measured to be 49.99 Hz, with an average of 50.01 Hz. The registered THD in this case is 1.23%. Fig. 10 shows the voltage, current, and THD under a pure inductive load (200VAR). Observed overshoots are caused by the presence of the snubbers' capacitors. In this case, the THD was measured to be 0.6% for voltage and 1.8% for current. For a full inductive load, THD was still below 7%. Fig. 11 shows input and output voltages and currents plus calculated input and output powers. The efficiency was measured for 96.8% under a 737-W load with 47.19-V input dc voltage of batteries. The efficiency reached a maximum of 97% under a 550-W resistive load and decreased to 91% under a full load. Fig. 12 shows the THD in the range; it starts from 0.66% under a 50-W load and increases to nearly 7.5% under 2.5-kW load. Fig. 13 shows the output voltage when S 6 , S 8 , and S 12 and their neighboring switches failed in an open-circuit behavior. As expected and discussed in [10] and [27] , in this case, the output voltage jumps to the lower voltage step but not to zero, and the inverter continues to function with greater voltage steps and reduced quality [10] . By applying passive and active bypassing, the system has high reliability in short-circuit faults. In the passive case, F 1 protects H 1 (Fig. 7) . For more details on bypassing against short-circuit faults, refer to [30] . The voltage stress appears in the form of a staircase voltage with small steps; however, there are two full dc link voltage steps and two half dc link voltage steps in a cycle. For comparison, in a 40-kHz PWM-controlled H-Bridge inverter, the rate of the voltage stress is 800 half dc link voltage steps. This figure proves that, in the proposed inverter, the rate of voltage stresses on the switches has been decreased dramatically, thus increasing the reliability factor. As mentioned before, the rate of voltage stresses is an important determinant parameter on reliability in the systems [1] . 
V. EXPERIMENTAL RESULTS
A. Behavior of the System Under Fault Conditions
B. Voltage Stress
C. No-Load Power Consumption
The no-load current was measured near 350 mA at 48 V, resulting in the no-load power dissipation equal to 16.8 W. A great share of this amount is caused by the snubbers' and transformer's no-load current. The remainder is caused by the driver's transformer, gate charges, and control modules. Fig. 15 shows the no-load transformer and snubbers' power consumption, which averaged 7.8 W and consumed 46% of the total no-load power consumption of 16.8 W. In the prototype with integrated switches into modules (Fig. 14) , the noload current was measured as approximately 258 mA. Thus, no-load power consumption fell to 12.4 W, demonstrating a 4-W improvement compared with the previous one (16.8 W). The improved structure also possesses better modularity, simple module reparability, changeability, and assimilability in addition to a reduced footprint. In fact, the price is reduced due to the lower surfaces of PCB, the lower volume of cabling and connectors, and the use of surface mounted devices.
VI. CONCLUSION
The feasibility and specifications of the switch-ladder multilevel inverter have been investigated through some experimental results and proved to be an advantageous choice for low-voltage PV applications. The most important advantage of this multilevel inverter is that only four switches conduct during each step, which means that it operates with a lower number of serial conducting switches, resulting in increased efficiency and reliability. Higher reliability when switches fail in opencircuit and short-circuit behavior is another advantage of this inverter structure. However, it is recommended to use switches that fail in open circuit owing to higher reliability of the inverter in open-circuit failures. Furthermore, some important factors that affect the reliability and efficiency of inverters have been improved in the proposed inverter, including the following: duty cycle of conducting switches, voltage stresses across switches, switching frequency, temperature of switches, independence to capacitors, and absence of low-pass filters. The system is controlled with a cheap microcontroller. A 2.5-kW 47-level prototype showed 97% efficiency, decreases to 91% under a full load and the THD starts at 0.66% under a 50-W load, increases to nearly 7.5% under a full load. In addition, an efficiency calculation method was developed to show the effect of ON-state voltage drop of switches on the efficiency in the inverter. The mathematical reliance greatly assisted in the selection of the best switches based on efficiency estimation.
